ABSTRACT The increase in the reliability requirements of integrated circuits applied in diverse smart sensing devices and the increase in the cost of test generation and fault simulation have expanded the need for new approaches to estimate signal reliability in logic circuits, which will help trust management of Internet of Things smart systems. This paper presents a novel method for reliability analysis in logic circuits with unreliable devices for application in trust-driven design. Based on the extended probabilistic transfer matrix model with binary-decimal coding allocation, by using the technologies of state-vector expansion and matrix reconstruction, the proposed method evaluates the quality of a reliability improvement for trust-driven design applications, while maintaining high computational accuracy, in early stages of circuit design. This efficiency is possible, because the proposed method is always computed in units of basic gates and the reliability can be output by an observable matrix with hybrid coding. Simulation results on benchmark circuits show that the proposed method is an accurate and fast method with less complexity and will contribute to the dynamic analysis of circuit reliability in circuit design.
I. INTRODUCTION
With the wide application of internet of things (IoT) in our daily life, the security problems including the data security and reliability of the system attracted more and more attention [1] , [2] . Among these challenges, the trustworthiness for big data collected by the diverse smart sensing devices containing logic circuits catches the extensive attention. However, new advances in the fabrication of logic circuits and scaling down their size to a few nanometers have resulted in logic circuits that are susceptible to failure. On the one hand, process variability, soft error and neutron particles are great threats to the very-large-scale integrated (VLSI) circuit in newer manufacturing technology [3] ; on the other hand, shrinking the transistor size as well as lowering the supply voltage results in a significant reduction of the noise margin, which makes the circuits more prone to dynamic errors [4] . Therefore, the reliability (trust) of digital circuits in sensing devices is a critical issue in the design of new devices [5] - [8] , and directly affects data trust in IoT applications.
To achieve a certain reliability at an acceptable cost, signalreliability analysis for circuits is crucial because it can be used for practical problems such as fault detection, intrusion, test evaluation, functional reliability evaluation and signal probability evaluation of logic circuits [9] . The reliability is also an important research topic in other IoT applications and cloud environment [10] - [15] . Accuracy, scalability, computational complexity, memory requirements and single or multiple error occurrences are the main issues considered in a signalreliability analysis.
In recent years, several approaches have been reported in the literature for signal-reliability analysis of logic circuits [16] - [18] . According to their computational principles, the approaches roughly fall into three categories: (1) the analysis methods based on field data [19] , the main shortcomings of which are over-sampling and lag evaluation; (2) the fault-injection methods [20] , [21] , which can be applied to multi-abstraction level logic circuits for signalreliability analysis, and the simulations of which are highly accurate but very time intensive (a typical example is the Monte Carlo method); and (3) the analytical models, which are commonly used for signal-reliability analysis at one level of abstraction (typical examples include the probabilistic gate model (PGM) , Bayesian Network (BN) method [22] , [23] , and probabilistic transfer-matrix (PTM) model [24] ). Compared with the fault-injection method, the analytical models have lower time complexities while maintaining high accuracies, but either their computational complexities are still too high or there are still some accuracy losses. Although they have many disadvantages, the analytical models have received more attention from industrial and academic circles because they exhibit good scalability and adaptability [7] . Therefore, the analytical model is chosen as the research object of this paper. In addition, the secret and optimization algorithms need to be combined into this system [25] - [27] .
The PGM model calculates the signal probability of the primary outputs of the circuit by an iterative method in units of basic gates, but it ignores the situation in which the failure of the logical gates results in the repair of the circuit, which could easily cause some accuracy loss for circuits with signal correlation, and its runtime increases exponentially with the number of re-convergent fan-outs [5] . The signal probability of an output is defined as the probability that the output obtains a specified value, which is logic 1 in general [16] .
The PTM model is one of the most credible methods for signal-reliability analysis in logic circuits and is useful in measuring the impact of path-based cumulative effects, such as glitch attenuation and logic masking, on error propagation [5] . However, it remains computationally intensive for large circuits due to the exponential time-space complexity with the number of primary inputs. Although the PTM model has some disadvantages, it can provide accurate results, which is what is needed in this paper. Therefore, the PTM model is chosen for this study to construct an accurate and fast signal-reliability analysis method for logic circuits.
To reduce the computational complexity of the PTM model, [28] presented a block-based method that decomposed a circuit into multiple blocks, calculated the results of the blocks using an accurate approach such as the PTM model, and then obtained the overall result using the reliability block-diagram method [29] . The main drawbacks of the method were high complexity for the block selection and accuracy loss for the decomposition. Using the levelmatrix propagation method, [30] reduced the computation time of the PTM model by approximately 10%. In [31] , macro-gates were proposed to reduce the memory requirement, but the computational cost was too high for circuits with multi-level nested fan-outs. Reference [18] solved the problem using the logic-partition strategy based on the associative law for tensor products, but its execution time was still large for modules with very large fan-out. Using a binary-based method, [32] could easily apply the effects of re-convergent paths to the calculated result. Although the accuracy of the method was very high, its computational complexity increased with the number of primary inputs. Reference [7] proposed an iterative calculation method based on the PTM model with hybrid coding, in which binary coding was used to describe signal relations, while decimal coding was used to quantify signal probabilities. That scheme had low computational complexity and was capable of analyzing large circuits, but with some accuracy loss. In short, the above methods focused only on the estimation of circuit reliability, which led to the neglect of some design requirements, such as the effects of the different input vectors on the output reliabilities in the leads. To meet the design requirements, [8] proposed a new analytical method based on the signal probability matrix [9] . In the method, all the input patterns for the whole circuit were coded in each primary input matrix and propagated to the corresponding input lead(s) of the poststage gate(s) from primary inputs to primary outputs, which maintained its computational accuracy, but numerous unnecessary and repetitive calculations were performed. Moreover, the signal sources for gates in the circuit were not easy to extract accurately, which was not conducive to guiding circuit design in its early stage.
To avoid the disadvantages of the PTM method, many approaches [7] , [18] , [31] , [33] with low computational complexity or sufficient accuracy were analyzed. In this paper, a method called extended probabilistic transfer matrix (E-PTM) is proposed to calculate the signal reliability of logic circuits. The probabilistic transfer matrix, which is used to quantify the non-deterministic behaviors of logic gates using a probabilistic method, is responsible for the accuracy of this method, while the binary-decimal coding mechanism, which is used to describe the signal states by a specified mode, is responsible for its computational complexity. The state-vector expansion and the matrix reconstruction, which are the main operations in this E-PTM model, are used to reduce the scale of the gate PTM without losing accuracy.
This rest of the paper is organized as follows. The E-PTM model is introduced in Section II. The probabilistic model for logic gates is introduced in Section III. The calculation algorithm based on the E-PTM model is described in Section IV. Simulation results on the circuits are analyzed and discussed in Section V. Finally, the paper is concluded in Section VI.
II. THE DESIGN OF THE E-PTM MODEL
To ensure the evaluation accuracy, the output result in each lead should fully cover all the possible states of the primary input(s) accessing the output lead with at least one path and the non-deterministic behaviors of the logic gates. To reduce the computational complexity, it is necessary to compute the output result in each lead in units of basic gates and avoid invalid calculations. To facilitate understanding, Figure 1 and formulas (1) and (2) are used to illustrate the calculation characteristics of the E-PTM model and the differences between the PTM models [24] and this model.
R gi and R circuit are the output reliabilities of g i and the circuit presented in Figure 1 , respectively; pin 1×2×3 denotes the input probability distribution associated with the primary inputs of pin1, pin2 and pin3; PTM lj and ITM lj are the PTM and ITM (ideal transfer matrix) of the ljth layer of the circuit, respectively; PTM gi is the PTM of gi; PTM pin 2, 3 g5−1 and PTM pin 2, 3 g5−2 , which are associated with the primary inputs of pin2 and pin3, are the PTMs for the first and second inputs of g5, respectively; f is a spread function, which is presented in Section III.B; 1 ≤ i ≤ 8 and 1 ≤ j ≤ 4.
According to formulas (1) and (2), it can be known that the method presented in [24] was calculated in units of the whole circuit, which is inconvenient for calculating the output result in each lead and leads to large time-space complexity. The method presented in [16] was calculated in units of basic gates, but it contained all the irrelevant primary inputs in the calculations; for example, the irrelevant pin1 is included in the calculations of the output result of g 5 , which leads to the method being suitable only for small circuits. The E-PTM model is calculated in units of basic gates and the calculations of the output results in the leads are only related to the primary inputs accessing the computing output with at least one path; an example is shown in Figure 1 and is marked with red lines.
To achieve the objectives, the proposed E-PTM model proposes a new signal matrix, which includes the input PTM and output PTM, to model the input-output relationship of the primary input signals and the traveling signals to ensure that the computation of signal reliability is performed in units of basic gates and excludes irrelevant operations. Moreover, the state-vector expansion and the matrix reconstruction are presented for the input PTM and the output PTM of basic gates so that the operations are performed between the correct elements to ensure the computational accuracy. The details of the implementation processes are presented in Section III.
III. PROBABILISTIC MODEL FOR LOGIC GATES
In this section, the calculation steps of the output PTM for a logic gate are presented. First, the primary input signals are initialized and their original sources are identified, and the non-deterministic behaviors of the basic gates in the circuit are quantified by using coding strategies. Second, the input PTM for the input leads of the basic gates is obtained by statevector expansion and the input PTM of the corresponding basic gates is obtained by tensor product. Third, the output PTM of the basic gates is computed and reconstructed by a matrix product and some rules presented in [7] , respectively. Finally, the iterative operations are performed from primary inputs to primary outputs in units of basic gates.
A. CODING STRATEGY
According to the above analysis, the input probability distribution (IPD) and the gate PTM in the logic circuits are the coding objects. The IPD is used to describe all possible states of the input signals for the logic gates in probability form, and the gate PTM is used to capture non-deterministic behaviors in the logic gates using a truth table.
To meet the calculation requirements of the proposed method, based on the framework presented in [7] and [16] , a new input PTM with binary-decimal coding is proposed to simulate the IPD of logic gates. Its elements, in a matrix of size 2×2, are used to indicate the input signal probabilities corresponding to the four possible states: ''correct 0'', ''error 1'', ''error 0'' and ''correct 1''. On this basis, each element is extended to a vector to describe the contributions of all the input combinations to the corresponding output state, where the input(s) must be connected to the output with at least one path. In addition, the binary coding is appended to indicate the signal source(s) of the output in any leads in the circuit.
Further analysis found that the primary input signals are different from the traveling signals because the former are the driving sources of the logic circuit and must be initialized in advance. The input PTMs with hybrid coding are shown in Figure 2 , and the input PTMs of the gates for the traveling signals, which are output from their pre-stage gates, are presented in Section III.B.
In Figure 2 , a gate in a logic circuit with m primary input leads is taken as an example. pPM i and pPM j denote the input PTMs corresponding to the ith and jth primary input signals, respectively; each vector in the input PTMs is used to simulate the contribution of the corresponding primary input signal to the corresponding output state. ps i and ps j denote the fault probabilities corresponding to the ith and jth input signals, respectively; bci and bcj denote the binary codings corresponding to the ith and jth input signals of the gate, respectively, bci = 0 
and y is the output lead of the gate.
To capture non-deterministic behaviors in logic gates, the PTM framework based on the truth-table method is adopted. A NAND-2 gate with the inputs of pin1 and pin2 is taken as an example to introduce the creation of its gate PTM, as shown in Figure 3 , where pg denotes the fault probability of the NAND-2 gate. 
B. THE INPUT PTM FOR GATES
The accuracy of the proposed method is mainly determined by the input PTM for gates and the gate PTM because logic gates are used as the basic units in the calculation process. The gate PTM can be accurately created by using the method introduced in Section III.A, so the remaining work is to present the accurate input PTM for gates.
For convenience and without loss of generality, taking a logic gate (g k ) with m k input leads that is extracted from a logic circuit with n gates as an example, as shown in Figure 4 , where aPM k denotes its input PTM; ePM kh denotes the input PTM corresponding to its hth input lead; ebc kh and abc k denote the binary codings corresponding to the ePM kh and aPM k , respectively; e_ele hd and a_ele d are the dth elements for ePM kh and aPM k , respectively; se_ele hdi1 coded by ebd hi1 and sa_ele di2 coded by abd i2 are the i1th sub-element for e_ele hd and the i2th sub-element for a_ele d , respectively; em k and am k are the numbers of '1' bits in ebc kh and abc k , respectively; oPM k is the output PTM corresponding to its output lead; 1
It is known from reliability theory [18] , [24] that the aPM k can be obtained by using the tensor product of all the ePM kh s, provided that the ePM kh s have the same signal source(s); for example, for g 8 in Fig. 1 , the signal sources of ePM 81 and ePM 82 are the same, namely, pin2 and pin3. However, there is a situation in which ePM kh1 and ePM kh2 of a gate often have different signal sources (h1 = h2, h1, h2∈ [1, m k ]). For example, for g 5 , the signal sources of ePM 51 and ePM 52 are pin2 and (pin2, pin3), respectively.
To solve the problem of inconsistent signal sources, a method based on depth-first search [34] is proposed, and its main idea is as follows: first, extract the abc k by performing bitor operations on all the ebc kh s and identify the bit positions of ebc kh in abc k ; then, expand all the ePM kh s by using the depth-first search algorithm to make them have the same signal sources. The calculation process is presented in Algorithm 1. analysis, the time complexity of the Algorithm 1 is approximately O((m k + 1) * m + (m − em k + 1) * 2 amk+emk−1 ) and its space complexity is approximately O(m k * 2 emk+2 + 2 amk+2 ). To further illustrate Algorithm 1, an example is presented in Figure 5 .
Algorithm 1 An Expanded Method
Although ePM kh can be precisely expanded, the time complexity of the depth-first-search-based method is too large, so a method called state-vector expansion is proposed and its details are as follows.
The main solution to the state-vector expansion is that the added signal source(s) should be fused into the current signal source(s) in ePM kh in a specified order, which ensures that the operations are performed among the correct elements. For example, to resolve the inconsistency between ePM 51 and ePM 52 , pin3 should be added to ebc 51 and each element in ePM 51 needs to be recoded. The steps of the implementation strategy are given as follows; the expansion process and calculation flowchart of aPM k are presented in Algorithm 2 and Figure 6 , respectively.
First, identify the added signal source(s) for each input lead of the gates to expand its corresponding ebc kh . To achieve this aim, we extract all the ebc kh s of g k and perform bitor operations on them to obtain abc k of g k .
Second, according to the abc k of g k obtained above, identify the expansion bit(s) of each ebc kh and expand its corresponding ePM kh . To reduce the computational complexity and ensure the expansion accuracy, a method based on shift operations is proposed.
Algorithm 2 State-Vector Expansion
Input: ePM kh and the expanded-bit positions Output: a new corresponding ePM kh 1. Extract the corresponding ebc kh from the ePM kh for the gate g k to obtain the corresponding abc k of aPM k by using the bitor operation; obtain the array pos[em k ] for ebc kh from abc k by using the bitand operation. 2. Obtain sa_ele di2 in aPM k from ePM kh by using shift operations, i2 = 1, 2, . . . , 2 amk .
initialize the identification s
Third, obtain aPM k through the tensor product of the ePM kh s, which were obtained in the second step.
Here, sig is used to identify the expanded status of ePM kh and aPM Obviously, the time complexity of Algorithm 2 is less than that of Algorithm 1, and they have the same space complexity.
From Figure 6 , it can be seen that the main operations are tensor products, except for the state-vector expansion. The calculated object of the tensor product is g k , which is a basic gate with m k inputs and one output, so its time complexity is approximately O(16 * (m k −1) * 2 amk ) and its space complexity is approximately O (2 amk+mk+1 To further illustrate the state-vector expansion and the calculation of aPM k , Figure 7 and Eq. (3) are shown as examples, respectively, where, ePM kq1 and ePM kr1 are the objects to be expanded; ePM kq2 and ePM kr2 are the expanded objects; 1 ≤ q1 = q2, r1 = r2 ≤ m k and q1 = r1.
In Figure 7 , to expand ePM kq1 into ePM kq2 , the state-vector expansion is performed as follows: first, identify the positions of ebc kq1 in ebc kq2 ; they are expressed as Pos [1] =1 and Pos [2] =2, which means that the first bit in ebc kq1 corresponds to the first bit in ebc kq2 , and the second bit in ebc kq1 corresponds to the second bit in ebc kq2 . Second, perform two shift operations on abd q2i2 in ePM kq2 to obtain the corresponding ebd q1i1 in ePM kq1 ; for example, '01' is obtained from the bitshift of '010'. Third, extract the sub-element in ePM kq2 from ePM kq1 by using ebd q1i1 ; for example, a 12 coded by '010' in ePM kq2 is extracted from a 12 coded by '01' in ePM kq1 .
The computational expression of aPM k is shown in Eq. (3), where ePM kh is the expanded result and h = 1, 2, . . . , m k .
The analysis indicates that Algorithm 2 is a simple procedure with high efficiency, for the following reasons: first, each sub-element in ePM kh or aPM k is regular, which is beneficial for extracting the final results by shift operations according to their identifications to avoid the time consumption of match operations presented in Algorithm 1. For example, to obtain the value coded by '010' in ePM kq2 , only two cycles of the shift operations need to be performed, as shown in Figure 7 ; second, for the elements in ePM kh and aPM k , the same sequence is coded, so the shift operations only need to be performed on one element during the expansion of ePM kh . For example, to expand ePM kq1 , we only need to perform the shift operations on one element to extract the values of all the elements in ePM kq2 .
C. THE OUTPUT PTM FOR GATES
The output PTM of a gate describes all the possible states of the output signal in probability form based on the truth table. It is known from the PTM model [24] that the output PTM of g k (denoted as oPM k ) can be determined from its input PTM and its own gate PTM (denoted as gPM k ), and can be expressed by Eq. (4).
The analysis found that the operation accurately reflects the possible states of the signal output from g k . However, the order of the elements in oPM k is broken, mainly because logic gates are used as the basic units in the calculation process without accuracy loss. To meet the coding requirement of the input PTM belonged to its post-stage gate, we must reconstitute the coding of oPM k , because the output PTM of g k is equal to the input PTM of its post-stage gate. According to the coding rule of the input PTM of logic gates, which is presented in Section III.A, the oPM k is recoded by referencing the ITM of g k , as shown in Algorithm 3.
Algorithm 3 Recoding oPM k
Input: oPM k and the corresponding ITM Output: oPM k 1. Extract the sequence numbers with the states of correct 0, error 1, error 0 and correct 1 from the ITM of g k , and put them into the queues Q c0 , Q e1 , Q e0 and Q c1 , respectively. 2. Create a new output PTM and label it as oRPM k . 3. Extract the corresponding elements from oPM k according to the sequence numbers in Q i , perform the addition operation on them, and then put the result into the corresponding position in oRPM k , i = c0, e1, e0, c1. 4. Delete oPM k , Q c0 , Q e1 , Q e0 , Q c1 , and rename oRPM k as oPM k . 
It is easy to know from Algorithm 3 that the time complexity for the reconstitution of oPM k is approximately O(2 mk
+ 2 amk−1 + 4), and its space complexity is approximately O(2 mk+amk+1 ). Figure 8 is an example to show. 
D. CIRCUIT SIGNAL RELIABILITY
The signal reliability of the logic circuit (denoted as cSR) is usually extracted at the primary output leads of the circuits, and its value is equal to the product of the signal reliabilities for the primary output leads [7] , [31] . The signal reliability for the tth primary output lead (pSR t ) can be obtained by the steps shown in Figure 9 , where mn denotes the number of primary output leads in the circuit and 1 ≤ t ≤ mn.
IV. SIGNAL-RELIABILITY CALCULATION ALGORITHM
To achieve automatic computation, the signal reliability of the circuit is computed in two phases. In the first phase, the circuit is parsed to find m, n, and mn, and code the primary input signals as described in Section III.A; in the second phase, the gates in the circuit are extracted and processed one by one by using Algorithm 3, and then cSR is determined. The corresponding calculation flowchart for cSR is described in Figure 10 and the details of the calculation are presented in Algorithm 4.
In Algorithm 4, step 1 parses circuit netlist in units of basic gates, and each gate is stored to prepare for subsequent calculations, so its time-space is approximately O(n). In step 2, its time complexity is approximately O(n * (c k1 * 2 emk−1 + (c k2 + 1/2)2 amk + 2 mk + 4)) on the basis of the time complexity presented in Section III; except for the essential information, only the input PTM, PTM and output PTM of the computing gate are stored during calculation, so the space complexity of step 2 is approximately O (2 mk+1 + m k * 2 emk+2 + 2 amk+2 * (2 mk−1 + 1)). For the primary outputs with mn, there is mn − 1 multiplications and only the final result should be stored, so the time complexity of step 3 is approximately VOLUME 6, 2018 
O(mn − 1) and its space complexity is approximately O(1).
Therefore, the time complexity of Algorithm 4 is approximately O(n + n * (c k1
, which can seem to be a linear increase with basic gates; its space complexity is about O(n + 2 mk+1 + m k * 2 emk+2 + 2 amk+2 * (2 mk−1 + 1) + 1), which can seem to be computed in units of basic gates for Algorithm 4.
Theoretical analysis shows that the accuracy of the proposed method is the same as that of the traditional PTM model presented in [24] , while the time-space complexity of the proposed method is less than that of the traditional method, although some related parameters, such as input PTM and output PTM, are closely related to the primary inputs accessing the gate with at least one path, which could lead to an increase in the computation time and memory consumption of the proposed method, especially when the number of related primary inputs is increased. Figure 11 illustrates an example of an implication of the proposed Algorithm 4. For convenience and without loss of generality, all the gates are assumed to have the same fault probability p ∈ [0, 0.01], using the proposed method and the traditional PTM model, the output reliabilities for the circuit and each primary output lead are obtained, and then an analytical comparison of the calculation results is performed, as shown in Figure 12 . In addition, the results for each lead are calculated by the proposed method when p = 0.05 to illustrate its flexibility, as shown in Figure 11 .
According to Figure 11 and Figure 12 , the proposed method computes in units of basic gates, which is beneficial for obtaining the output reliabilities of any leads in the circuit. Furthermore, the results obtained from this method are the same as the results obtained from the traditional PTM model for the circuit shown in Figure 11 . These results indicate that the proposed method has the same calculation precision as the traditional PTM model in the circuit shown in Figure 11 . The reason dues to that the results obtained by the two methods include all possible states of the primary input signals, except that this method refers to the primary inputs accessing to the corresponding lead with at least one path, the traditional PTM model contains all the primary inputs of the circuit. Compared with the traditional PTM model presented in [24] , the main advantages of the proposed method are as follows: First, regarding the computational complexity, the proposed method computes in units of basic gates, while the traditional PTM model computes in units of the whole circuit. Second, the proposed method can be used to estimate the reliability of circuits with larger scales, thus enlarging the range of applicable circuit scales; examples are presented in Section V. Third, the proposed method expands the application scope, since it can be used to calculate the reliabilities of any leads in the circuits, which is favorable for modularization of circuit design. Moreover, the results of the proposed method can be output in multiple forms to meet the circuit design requirements; for example, according to the binary coding of '011', we can easily determine that the results of pout2 in Figure 11 are independent of pin1.
V. SIMULATION EXPERIMENT
In this section, to demonstrate the accuracy and efficiency of the proposed method, simulations are performed for some typical circuits using a laptop computer with a 1.9 GHz processor and 4 GB RAM. For better comparison and analysis, the presented results are analyzed in three parts: the first part demonstrates the accuracy of this method, the second shows its efficiency compared with the Monte Carlo method presented in [35] , and the last introduces some application examples.
In view of the accuracy of the PTM model and its acceptance in the fields, and the common practice of using the Monte Carlo (MC) method to verify the efficiency of the methods [7] , [23] , as well as the accuracy requirement of the proposed method, the PTM model and MC method are chosen to verify the efficiency of the proposed method in this paper, where the PTM model is applied to small-scale circuits, while the MC method is applied to 74-series benchmark circuits.
All of the primary input signals are in the ideal state and obey the uniform distribution, and all gates are assumed to have the same fault probability unless otherwise stated. The percentage relative error is calculated by using the following equation: Relative error = (Measured result -Reference value) / Reference value × 100%, where the reference value is obtained using the PTM model or Monte Carlo method.
A. ACCURACY
According to [7] , [8] , and [36] , the traditional PTM model is an accurate reliability-analysis method and has higher precision than the Monte Carlo method, so its results are used as accurate reference values in this section. Considering that the PTM model applies only to small-scale circuits [36] , for fair comparison, some small circuits, such as c17, fulladder and the circuit shown in Figure 11 , are employed to compare the proposed method with the PTM model; the results are listed in Table 1 , where the DFS-based method and SVE-based method refer to the proposed methods based on depth-first search and state-vector expansion, respectively.
According to Table 1 , the comparison results show that the values provided by the proposed method are the same as the reference values obtained by the PTM model, and the results obtained by the DFS-based method and the SVE-based method are the same. The PTM model outperformed the proposed method in terms of time consumption, but its memory consumption was slightly higher on the employed circuits. The SVE-based method, on average, was 5.2 times faster than the DFS-based method, but their memory consumptions were similar. The reasons are as follows: first, all of the relevant input vectors were considered for each gate, and every possible behavioral characteristic of each gate was represented accurately in the methods. Second, to evaluate large-scale circuits, a new dimension with binary coding was added to the proposed method, which made it difficult to demonstrate the time advantage of the proposed method on the small-scale circuits. Third, the proposed method performed the calculation for reliability analysis in units of basic gates (as shown in Figure 11 ), while the traditional PTM model computed in units of the whole circuit. Moreover, the difference between the computational results obtained by the DFS-based method and the SVE-based method depended on the expanded difference in the input PTM; the corresponding analysis was presented in Section III.B.
B. EFFICIENCY
To demonstrate the efficiency of the proposed method, simulations were performed on 74-series benchmark circuits, including a four-bit carry-lookahead generator (74182) and a four-bit ALU (74181). Considering that the PTM model does not apply to large circuits and the Monte Carlo method is regarded as a reference method with reliable performance on different circuits with large numbers of simulations [7] , [8] , [18] , to achieve effective verification, the Monte Carlo method was chosen to verify the efficiency of the proposed method in this section and 200,000 simulations were adopted for 74-series benchmark circuits. According to the relative errors presented in Table 2 and error theory in [37] - [39] , it can be seen that the results obtained by the proposed method are very close to the results obtained by the reference approach, and the results obtained by the DFS-based method and the SVE-based method are the same. The computation time of the proposed method was far less than that of the reference approach. Compared with the memory consumption of the Monte Carlo method, the memory consumption of the proposed method had larger fluctuations and was greater. The SVE-based method, on average, was 6.35 times faster than the DFS-based method, but their memory consumptions were similar. The reasons are summarized as follows:
The proposed method is based on the PTM model, but its calculations are performed in units of basic gates and are only related to the primary inputs that access the computing gate with at least one path. The Monte Carlo method follows a pseudo-random strategy and always calculates in units of basic gates. Moreover, the Monte Carlo method mainly focuses on the computing gate during the calculations. For the large circuits, the SVE-based method outperformed the DFS-based method in terms of time consumption. Furthermore, circuits with more and larger fan-out branches tend to have larger time consumption, such as 74181 and 74185.
For further analysis, the required runtimes and the required memory of the proposed method on the 74-series benchmark circuits were plotted versus the number of circuit gates, the number of primary input leads and the maximum number of primary inputs associated with the primary output leads, as shown in Figure 13 and Figure 14 , respectively. To facilitate presentation and comparison, these provided values were normalized and quantified by correlation coefficients to determine the major contributors. Figure 13 and Figure 14 illustrate that the contributions to the computation time and the memory utilization of the proposed method, in order of importance, were the number of circuit gates, the maximum number of primary inputs associated with the primary output leads, and the number of primary input leads. These results indicate that the number of circuit gates can well reflect the complexity of the circuit structure, which was also reported in [40] . In addition to the number of circuit gates, the other two attributes mentioned above were also important factors, especially the maximum number of primary inputs associated with the primary outputs.
C. APPLICATION
Efficient reliability analysis, especially using accurate and fast methods that perform reliability analysis in units of circuit gates, can find many applications in reliability-driven circuit design. As an example, this section briefly describes how the proposed method can be used to verify the efficiency of some new methods, such as reliability analysis and importance measurement.
The proposed method has advantages in the following aspects: (1) computational accuracy, to avoid error identifying the reliability-critical gates to which the output reliability is very sensitive; (2) computational complexity, for strong adaptability to the large circuit modules; (3) the output reliability in each lead, to keep track of the output reliability in each lead during circuit design and facilitate timely decision making to lower costs; and (4) the primary inputs associated with the specified gate by at least one accessible path, which can be used to keep tabs on the contributions of each input vector to the output result to help the designers endow the test vectors with large fault coverage and consciously avoid some risks in practical application in the early stages of circuit design. The following is an application of this method, which was used to verify the effect of the approximate methods on the identification of the reliability-critical gates.
We took the circuit shown in Figure 11 again as an example. For a fair comparison, the approximate methods presented in [7] and [28] , which have the same basic principle as the proposed method, were chosen to identify the reliabilitycritical gates, and the results are shown in Table 3 , where it was assumed that all gates had the same fault probability p and the reliability-critical gates had the same increment (denoted as p); R denotes the reliability increment of the circuit.
According to Table 3 , the proposed method was better able to identify the reliability-critical gates in the circuit in Figure 11 , compared with the approximate methods. The method presented in [7] performed better than the method presented in [28] , while the results obtained by the proposed method were similar to those of the method presented in [7] . The main reason was that the method in [7] has much higher computational accuracy than the method in [28] , so it was feasible to perform reliability analysis or importance measurement for circuits using the approximation method with higher precision, which could reduce the power consumption and speed up the calculation.
Moreover, using the proposed method, it was easy to identify the weak output leads (as shown in the circuit in Fig. 11 ) and accurately compute the sensitivity of each input vector to the primary outputs, where the sensitivity is the probability that the ideal and faulty outputs are different [4] . Take g 4 in the circuit in Fig. 11 as an example, through its output reliability distribution of [0.95, 0.8645, 0.95, 0.8645] 110 , the following information could be extracted: (1) its signal sources were the primary inputs pin1 and pin2; (2) the sensitivities of the input vectors of 00, 01, 10 and 11 to the output of g 4 were 0.05, 0.1355, 0.05 and 0.1355, respectively; and (3) higher output reliability could be achieved when pin2=0 or the probability of pin2=0 was great. In summary, the above results depended on the computational characteristics of the method in this paper.
However, the analysis found that no current method could accurately calculate the reliability of a circuit with over 80 primary input leads with the existing computing power, even using supercomputers [41] . To achieve highly reliable circuit design at a small cost, modularity and approximate calculation are effective methods and can compensate for the disadvantages of the proposed method; this was also illustrated in Table 3 . Further study of these issues is beyond the scope of this paper and shall be left as future work.
VI. CONCLUSION
The proposed method called E-PTM presented a state-vector expansion model with binary coding and shift operations to reduce the computational complexity of the PTM model and maintain its evaluation accuracy, which allowed us to accurately evaluate the reliability of large circuit modules in low computational time, exactly identify the output leads with weak reliability and easily obtain the sensitivities of the input vectors to each output lead. This made the proposed method very useful to the circuit designer and was helpful to verify the effectiveness of the related approximate calculation methods. Simulation results on benchmark circuits had shown the advantages of the proposed method in terms of accuracy and efficiency when compared with other methods, including the PTM model and Monte Carlo method. For example, the proposed method can be used to evaluate the reliability of some large circuits which are not applied for the PTM model, and it runs far faster than the MC method on some circuits, as shown in Table 2 . The proposed method will play an important role in the early stages of circuit design according to its merits, which will help to promote device trust and data trust in IoT applications. In the future work, the system's security will be considered, especially the use of homomorphic secrecy technologies [42] - [44] . His current research interests include dependable computing, reliability engineering, computer system performance evaluation, neural network optimization, and time series prediction.
